At the end of every software development phase , such as srs and lld , we should re - estimate our software size and adjust our project plan 在每一個(gè)軟件開發(fā)階段的結(jié)束,正如srs和lld ,我們可以重新評(píng)估軟件的規(guī)模并調(diào)整我們的項(xiàng)目計(jì)劃。
At the end of every software development phase , such as srs and lld [ / b ] , we should re - estimate our software size and adjust our project plan 在每一個(gè)軟件開發(fā)階段的結(jié)束,正如srs和lld ,我們可以重新評(píng)估軟件的規(guī)模并調(diào)整我們的項(xiàng)目計(jì)劃。
This method is especially simple and easy to implement . furthermore , it fully capable of tracking digital control signals carried by 4 ~ 20ma analog signals ; during software development phase , we have completed signal collecting , lcd displaying , d / a converting of hart signal and ieee - 754 32 bit float point conversion . we used a simplified method in ieee - 754 32 bit compatible float point conversion based on the 24 bit integer and 16 bit decimal computation 在hart信號(hào)的解調(diào)外圍電路中采用遲滯比較電路實(shí)現(xiàn)波形的轉(zhuǎn)化,這種方法簡單、易實(shí)現(xiàn),完全能夠跟蹤加載在4 20ma模擬信號(hào)上的數(shù)字控制信號(hào);在軟件設(shè)計(jì)中,完成了hart信號(hào)的采集編程、 lcd顯示編程、 d a轉(zhuǎn)化控制編程和ieee - 75432位浮點(diǎn)數(shù)的轉(zhuǎn)化編程, ieee - 75432位浮點(diǎn)數(shù)轉(zhuǎn)化編程采用的是在最多滿足24位整數(shù)位和16位小數(shù)位的基礎(chǔ)上的一種簡化算法。